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(57) ABSTRACT 
Kay den, 
A micro-electro-mechanical system (MEMS) capacitive 
resonator and methods for manufacturing the same are 
invented and disclosed. In one embodiment, a method 
comprises forming trenches in a substrate, conformally 
coating the substrate with an oxide, filling the coated 
trenches with polysilicon, patterning the polysilicon, releas-
ing a resonating structure derived from the substrate, and 
removing the conformally coated oxide. 
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CAPACITIVE RESONATORS AND METHODS 
OF FABRICATION 
CROSS-REFERENCE TO RELATED 
APPLICATION 
This application claims the benefit of U.S. Provisional 
Application No. 60/401,723, filed Aug. 7, 2002, and U.S. 
Provisional Application No. 60/469,532, filed May 9, 2003, 
both of which are entirely incorporated herein by reference. 10 
This application is related to copending U.S. Utility patent 
application having Ser. No. 10/631,948, filed on the same 
date. 
2 
compromise design flexibility and limit the high frequency 
applications of the microresonators. 
Thus, a need exists in the industry to address the afore-
mentioned and/or other deficiencies and/or inadequacies. 
SUMMARY OF THE INVENTION 
Embodiments of the present invention provide MEMS 
capacitive resonators and methods for fabricating the same. 
The present invention can be viewed as providing meth-
ods for fabricating a MEMS capacitive resonator. In this 
regard, one embodiment of such a method, among others, 
can be broadly summarized by the following steps: forming 
trenches in a substrate; conformally coating the substrate 
STATEMENT REGARDING FEDERALLY 
SPONSORED RESEARCH OR DEVELOPMENT 
15 with an oxide; filling the coated trenches with polysilicon; 
patterning the polysilicon; releasing a resonating structure 
derived from the substrate; and removing the conformally 
coated oxide. 
The U.S. govermnent has a paid-up license in this inven-
tion and the right in limited circumstances to require the 
patent owner to license others on reasonable terms as 20 
provided for by the terms of Contract No. DAAH01-0l-1-
R004 awarded by the U.S. Army. 
Other systems, methods, features, and advantages of the 
present invention will be or become apparent to one with 
skill in the art upon examination of the following drawings 
and detailed description. It is intended that all such addi-
tional systems, methods, features, and advantages be 
included within this description, be within the scope of the 
TECHNICAL FIELD 
25 present invention, and be protected by the accompanying 
claims. 
The present invention is generally related to MEMS 
(micro-electro-mechanical systems) technology, and, more 
particularly, is related to capacitive resonators and methods 
of fabricating the same. 
BACKGROUND OF THE INVENTION 
30 
BRIEF DESCRIPTION OF THE DRAWINGS 
Many aspects of the invention can be better understood 
with reference to the following drawings. The components 
in the drawings are not necessarily to scale, emphasis instead 
being placed upon clearly illustrating the principles of the 
present invention. Moreover, in the drawings, like reference Micro-electro-mechanical (MEMS) resonators are a 
potential candidate to replace current off-chip frequency 
selective mechanical components such as crystal, ceramic 
and SAW (Surface Acoustic Wave) devices in wireless 
communication systems. High quality factors, small size and 
compatibility with integrated circuit (IC) integration are 
some of the advantages silicon MEMS capacitive resonators 
provide over their bulk-component counterparts. Extension 
35 numerals designate corresponding parts throughout the sev-
eral views. 
FIG. 1 is a schematic diagram that illustrates one exem-
plar implementation for the embodiments of the invention. 
FIG. 2A is a schematic diagram of a capacitive resonator 
40 embodiment configured as an in-plane clamped-clamped 
beam resonator. 
of the frequency range of capacitive MEMS resonators into 
the giga-Hertz (GHz) range requires process technologies 
that can yield 10-100 nanometer capacitive gap spacings 
disposed between a high quality factor (Q) resonating struc- 45 
ture and corresponding drive and sense electrodes. Quality 
factor can generally be described as a measure of energy 
stored in a system divided by the energy dissipated in the 
system. Quality factor can be characterized in terms of 
frequency response of a resonator, such as the ratio of the 50 
center frequency (fO) to the 3-dB (decibel) bandwidth of the 
resonator device. 
A number of different polysilicon and single crystalline 
silicon resonators are known to those of ordinary skill in the 
art. For example, polysilicon capacitive resonators with 55 
submicron gap spacing having metal electrodes are known, 
but typically experience thermal mismatch. Furthermore, the 
out-of-plane thickness of such resonators is limited by the 
deposition process and cannot be increased arbitrarily to 
improve the electromechanical coupling coefficient. Single 60 
crystal silicon (SCS) is a more attractive structural material 
for microresonators compared to polysilicon due to its 
inherent high mechanical quality factor, stress-free nature, 
and independence from various process parameters. How-
ever, SCS resonators developed in the past had either 65 
complex non-capacitive sense and drive mechanisms, large 
capacitive gaps, or low quality factors. Such pitfalls may 
FIG. 2B is a schematic diagram that provides a close-up 
view of the interface comprising the single crystal silicon 
(SCS) beam, the electrodes, and the gaps shown in FIG. 2A. 
FIG. 3A is a schematic diagram of a second embodiment 
of a capacitive resonator. 
FIG. 3B is a schematic diagram of a third embodiment of 
a capacitive resonator. 
FIG. 3C is a schematic diagram of a fourth embodiment 
of a capacitive resonator. 
FIG. 4A is a flow diagram that illustrates an embodiment 
of a silicon-only capacitive resonator fabrication (CRF) 
method. 
FIGS. 4B-4D are schematic diagrams used in cooperation 
with the flow diagram of FIG. 4A to illustrate the evolving 
structure as the method steps are applied. 
FIGS. SA-SB are flow diagrams that illustrate an embodi-
ment of a semiconductor-on-insulator (SOI)-based CRF 
method. 
FIGS. SC-SF are schematic diagrams used in cooperation 
with the flow diagram of FIGS. SA-SB to show the evolving 
structure as the method steps are implemented. 
FIG. 6A is a graph that illustrates a plot of resonance 
frequency versus polarization voltage for a capacitive reso-
nator beam embodiment. 
FIG. 6B is a graph that illustrates a measure of tuning 
performance. 
US 7,023,065 B2 
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FIG. 7 shows the measured resonance peak for a third 
flexural mode for a clamped-clamped capacitive beam reso-
nator embodiment. 
FIG. 8 shows a frequency response of a disk resonator 
embodiment having four supports at its four resonance 
nodes. 
FIG. 9 shows a frequency response of a disk resonator 
embodiment having one support at its resonance node. 
DETAILED DESCRIPTION OF THE 
PREFERRED EMBODIMENTS 
Embodiments of capacitive resonators and methods for 
fabricating the same are disclosed. In particular, the imple-
mentation of high-Q (Quality Factor) semiconductor mate-
rial resonators with submicron gap spacing is enabled using 
what will be referred to herein as capacitive resonator 
fabrication methods, or CRF methods. The quality factor (Q) 
can generally be described as a measure of energy stored in 
a system divided by the energy dissipated in the system. Q 
can be characterized in terms of frequency response of a 
resonator, such as the ratio of the center frequency (f0 ) to the 
3-dB (decibel) bandwidth of the resonator device. The 
embodiments of the invention include substantially all semi-
conductor materials for the resonating element, such as 
germanium, silicon, among others. Further, the embodi-
ments of the invention include substantially all semiconduc-
tor materials in a variety of crystal alignments or configu-
rations, including single crystal structures, polycrystalline 
structures, amorphous structures, among others. The CRF 
methods of the preferred embodiments are based, in part, on 
the well-known HARPSS (high aspect ratio combined poly 
and single crystal silicon) process. 
One challenge to the implementation of on-chip bandpass 
filters and frequency references for use in wireless commu-
nication systems is the fabrication of micro-electromechani-
cal resonators having both high resonance frequency 
response characteristics (e.g., ultra-high-frequency, or UHF, 
4 
In other embodiments, the CRF methods provide a SCS 
resonating element that is derived from a semiconductor-
on-insulator (SOI) substrate. The use of a SOI substrate 
provides electrical isolation between the body of individual 
SCS resonators in an array implementation (e.g., for filter 
synthesis). These methods are referred to herein as SOI-
based CRF methods. 
Using a SOI substrate further enables nano-precision 
fabrication of "ultra-stiff' semiconductor resonators with 
10 height-to-width ratios of less than one (1) (e.g., disks) for 
high frequency operation (e.g., very high frequency (VHF) 
and UHF). In contrast, near perfect dimensional definition of 
such devices on regular silicon substrates is difficult to 
implement if not impossible due to a substrate-release 
15 undercut at the bottom, as described below. 
Also, the use of a SOI substrate eliminates an isotropic 
semiconductor material (e.g., silicon)-etching step needed to 
undercut the silicon-only resonators, which can limit the 
minimum achievable gap size. By using SOI-based CRF 
20 methods, the capacitive gaps can be reduced to their true or 
nearly true physical limits. 
The capacitive gap is defined by a sacrificial oxide layer, 
which can be potentially reduced to the tens of nanometer 
range in thickness using the silicon-only CRF method, and 
25 experimentally found to be reduced to sub-one hundred 
nanometer capacitive gaps using SOI-based CRF methods. 
Quality factors as high as 67,000, for example, have been 
measured for clamped-clamped beam SCS resonators. 
In the description that follows, exemplar capacitive reso-
30 nator embodiments are described, followed by a silicon-only 
CRF method and a SOI-based CRF method of the preferred 
embodiments. Finally, a discussion of performance charac-
teristics of such devices is disclosed herein. 
The preferred embodiments of the invention may, how-
35 ever, be embodied in many different forms and should not be 
construed as limited to the embodiments set forth herein; 
rather, these embodiments are provided so that this disclo-
sure will be thorough and complete, and will fully convey 
the scope of the invention to those having ordinary skill in of 0.3-3 GHz) and a high Q (10,000--100,000). Some 
semiconductor materials, such as single crystal silicon 
(SCS), when used as the resonating structure of the preferred 
embodiments is an excellent choice of material for the 
resonating structure due in part to its inherently high 
mechanical quality factor, superior mechanical stability 
(stress-free or substantially stress-free), and/or compatibility 
with CMOS (complementary metal oxide semiconductor) 
integrated circuit (IC) fabrication processes. The preferred 
embodiments also include ultra-thin capacitive gaps in the 
range of 1000 nanometers (nm) to less than 90 nm. The 
ultra-thin capacitive gaps are desirable to (a) electrostati-
cally actuate ultra-stiff UHF micromechanical resonators 
and (b) capacitively sense the extremely small vibrations of 
such structures. MEMS (micro-electro-mechanical systems) 
capacitive resonators can be as small as 20 microns in 
diameter, with a capacitance measured in femtofarads. Since 55 
the area of a MEMS capacitor is small, decreasing the gap 
results in an increase in capacitance, providing for stronger 
electromechanical coupling. 
40 the art. For example, although the embodiments of the 
invention can be used with substantially any semiconductor 
substrate material, the preferred embodiments of the inven-
tion will be described using an SCS resonating element and 
a polysilicon electrode material with the understanding that 
45 other semiconductor materials in different crystal align-
ments or structures for the resonating element are also 
included within the scope of the invention. 
FIG. 1 is a schematic diagram that illustrates one exem-
plar implementation for the embodiments of the invention. 
50 Select receiver components of a communication device 120 
are shown, with the understanding that transmitter compo-
nents can also benefit from the embodiments of the inven-
tion. The communication device 120 can include a portable 
transceiver, such as a cellular phone, among other devices. 
The communication device 120 includes an antenna 102, 
resonator devices lOOa-lOOc configured as frequency selec-
tive filters, low-noise amplifiers 106 and 114, mixers 108 
and 116, voltage-controlled oscillators 110 and 118, and a 
frequency reference resonator device lOOd. All components 
shown except for resonator devices lOOa-lOOd are known, 
and thus further explanation is omitted for clarity. The use of 
In one embodiment, the CRF methods provide for a 
semiconductor material such as SCS as the resonating 60 
structure with trench-refilled polysilicon electrodes, hence 
yielding an all-silicon microresonator with excellent tem-
perature stability. These methods are referred to herein as 
silicon-only CRF methods. For simplicity in discussion, 
silicon-only embodiments will be described, with the under- 65 
standing that other semiconductor material, for example 
germanium, can be used for the resonating structure. 
resonators 100a-100d can result in a reduction in the 
number of components in the communication device 120. 
Resonators lOOa-lOOd are very selective at high frequen-
cies, thus substantially obviating the need for pre-amplifier 
selection and other frequency transformation and/or ampli-
fication devices that operate to provide signal processing at 
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frequencies that current devices most efficiently operate 
under. The resonator devices of the preferred embodiments 
possess high quality factors at high frequencies, enabling 
frequency selection with substantially fewer components. 
6 
additional support members may decrease the quality factor 
due in part to an increase in support loss. Note that the 
preferred embodiments of the invention are not limited to 
side-supported embodiments. 
FIG. 2A is a schematic diagram of a capacitive resonator 
embodiment configured as an in-plane clamped-clamped 
beam resonator. The clamped-clamped beam resonator 200 
includes a SCS beam 202 disposed between two clamped 
regions 204 and 206. The SCS beam 202 has a defined width 
("w") and height ("h"), and functions as the resonating 10 
element for the clamped-clamped beam resonator 200. Drive 
electrode 208 and sense electrode 210 oppose one another, 
separated from the SCS beam 202 by sub-micron gaps 212 
and 214. The electrodes 208 and 210 are preferably com-
prised of polysilicon. Thus, the clamped-clamped beam 15 
resonator 200 is comprised primarily or entirely of silicon. 
FIG. 3C is a schematic diagram of a fourth embodiment 
of a capacitive resonator. The resonator disk 300c includes 
a SCS disk 302c, the drive and sense electrodes 306 and 308, 
and two support members 304b and 304d. The SCS disk 
302c has a greater thickness than the other two disk reso-
nator embodiments. Thicknesses of approximately 10-30 
microns, or greater, are achievable. The increased thickness 
enables a smaller equivalent resistance for the resonator 
through a greater electromechanical coupling as evident by 
equation 1. 
The equivalent electrical output resistance, R,
0
, of a 
capacitive micromechanical resonator is expressed by: FIG. 2B is a schematic diagram that provides a close-up 
view of the interface comprising the SCS beam 202, the 
electrodes 208 and 210, and the gaps 212 and 214 (the latter 
obscured from view). 
Describing the operation of the clamped-clamped beam 
resonator200, and with continued reference to FIGS. 2Aand 
2B, an electrical signal from a particular device (not shown) 
applied to the drive electrode 208 creates an electrostatic 
force on the SCS beam 202 and the rest of the clamped-
clamped beam resonator 200. When the frequency of the 
drive signal is equal to or approximately equal to the 
resonant frequency of the SCS beam 202, the vibrations of 
the SCS beam 202 are amplified by the quality factor of the 
clamped-clamped beam resonator 200. The mechanical 
vibrations are converted back into electrical signals through 
the change in the spacing of the sub-micron gap 214. That 
is, a parallel-plate capacitor is formed between the sense 
electrode 210 and the SCS beam 202 (as well as the SCS 
beam 202 and the drive electrode 208). 
FIG. 3A is a schematic diagram of a second capacitive 
resonator embodiment. The disk resonator 300a includes a 
SCS disk 302a supported from the side at one resonance 
node by a support member 304. The disk resonator 300a also 
includes drive and sense electrodes 306 and 308, which also 
are preferably comprised of polysilicon. Note that support 
from the side of the disk provides for an "elliptical" opera-
tion (also referred to as the wine glass mode), as opposed to 
a "breathing" mode operation. In other words, in a breathing 
mode, the entire disk would expand and contract substan-
tially uniformly. By supporting from the side, the periphery 
20 (Eq. 1) 
25 
where K and M are the effective stiffness and mass of the 
resonator, d is the capacitive gap size, Q is the resonator's 
quality factor, VP is the direct current (DC) polarization 
voltage and L and h are the electrodes' length and height, 
respectively. From this equation, it is evident that an ultra-
30 thin capacitive gap, a high Q, and/or a large electrode area 
can be used to reduce the equivalent output resistance of 
MEMS capacitive resonators to reasonable values. Achiev-
ing a smaller output resistance can facilitate the insertion of 
MEMS capacitive resonators in various high frequency 
35 
systems. 
The high-Q, SCS capacitive resonators of the resonator 
disk embodiments provide the necessary features to obtain 
reduced output resistance. First, the capacitive gaps of these 
resonators are determined in a self-aligned marmer by the 
40 thickness of the deposited sacrificial oxide layer and can be 
reduced toward their smallest physical limits (tens of 
nanometers and less) independent from lithography. In other 
words, sub-100 nm gaps can be defined without using 
electron beam lithography, thus obviating the need for 
45 time-consuming processes due to the self-aligning nature of 
the methods. Second, the thickness of the resonators can be 
increased to a few tens of microns while keeping the 
capacitive gaps in the nanometer scale, resulting in a low 
equivalent motional resistance. 
of the disk is prevented from moving uniformly. However, 
with an elliptical mode of operation, multiple modes of 
operation are possible. For example, as the number of 
"nodes" in the resonance mode shape increases, there is an 50 
increase in frequency. 
The CRF methods of the preferred embodiments will be 
described using the resonator beam embodiment shown in 
FIG. 2A, with the understanding that similar steps are 
involved when fabricating the resonator disk embodiments, 
or even block-style embodiments. FIG. 4A is a flow diagram 
Further, by providing side support, the position of contact 
support is defined by the same lithographic step that is used 
to define the disk periphery. In contrast, if the disk was 
supported at the center, the chances for misalignment (and 
thus decrease in quality factor due to non-symmetrical 
cancellation of forces) are greater than side-supported con-
figurations. 
FIG. 3B provides a schematic diagram of a third embodi-
ment of a capacitive resonator. The resonator disk 300b 
includes SCS disk 302b, the drive and sense electrodes 306 
and 308, and is shown supported by four support members 
304a-304d. Preferably, the support members 304a-304d are 
located at the resonance nodes of the resonator disk 300b. 
The additional support members 304a-304d, as compared to 
the single support member 304 of the resonator disk 300a of 
FIG. 3A, provides for increased support stiffness. However, 
55 that illustrates a CRF method for fabricating silicon-only 
resonators of the preferred embodiments (i.e., the silicon-
only CRF methods). The silicon-only CRF methods are used 
to fabricate beam or block style resonators. FIGS. 4B-4D 
are used in cooperation with the flow diagram of FIG. 4A to 
60 illustrate some of the evolving structure as method steps are 
applied. Any process descriptions or blocks in flow charts 
should be understood as representing steps in the process. 
Note that the silicon-only CRF method described below is 
based on one implementation, and that alternate implemen-
65 tations are included within the scope of the preferred 
embodiments of the invention such that steps can be omitted, 
added to, and/or executed out of order from that shown or 
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discussed, as would be understood by those reasonably 
skilled in the art of the present invention. 
Referring to FIGS. 4A and 4B, step 401 includes provid-
ing an oxide layer 409 to the substrate. The oxide layer 409 
can provide extra isolation and reduce the parasitic capaci- 5 
tance to the substrate. Steps 402 and 404 include depositing 
and patterning nitride 411 for isolation of pads. The nitride 
layer 411 serves as an insulating layer, as well as an area to 
which the polysilicon can be secured. Step 406 includes 
etching trenches 403a and 403b. The SCS resonating beam 10 
is defined by two adjacent high aspect-ratio trenches 403a 
and 403b that can be approximately 2 to 5 µm wide and up 
to approximately 100 µm deep. The trenches 403a and 403b 
are preferably etched in a reactive ion etching process, such 
as an inductively-coupled plasma (ICP) deep reactive ion 15 
etching (DRIE) system using the well-known Bosch pro-
cess. The height of the trenches 403a and 403b determines 
the height of the resonator. 
8 
structure (e.g., scalable in thickness). For example, thick-
nesses for SOI embodiments can range from approximately 
3 microns to as much as 18 microns or thicker. Further, the 
ability to use SOI substrates enables greater quality control 
than deposited methodologies. Also, using SOI substrates 
enables low-aspect ratio structures with sharply defined 
boundaries (and smooth surfaces, since etch of bottom 
surfaces is avoided). FIGS. SA and SB are flow diagrams 
that illustrate the steps of the SOI-based CRF method, and 
FIGS. SC-SF are schematic diagrams that are used to show 
the evolving structure as the steps are implemented. For the 
sake of clarity and consistency, the SOI-based method is 
described below using the capacitive resonator beam 
embodiment. 
Referring to FIGS. SA and SC, step S02 includes growing 
an oxide layer (e.g. a 1 µm thick oxide layer, not shown) on 
the SOI substrate. After patterning (e.g., in plasma) (step 
S04), this oxide layer serves as an insulating layer to provide 
isolation between the substrate and the input and output 
wire-bonding pads, and as a mask for a subsequent silicon 
trench etching step which defines the resonator structure. 
Steps S06 and S08 include depositing and patterning 
nitride for isolation of pads. For example, a thin layer of 
LPCVD nitride (approximately 3000 A) is then deposited 
Step 408 includes providing an oxide to the entire struc-
ture. Preferably, the oxide layer 40S is uniform throughout 20 
the structure (and then when removed, provides for a uni-
form gap spacing). For example, a thin conformal layer of 
sacrificial LPCVD (low-pressure chemical vapor deposi-
tion) high-temperature oxide is deposited. The oxide layer 
40S can also be thermally grown. 25 and patterned on the pads to protect the pad oxide. The 
nitride layer serves as an insulation layer for the polysilicon 
to be anchored or secured to. Step SlO includes etching 
trenches S03a and S03b. As described for the silicon-only 
Referring to FIGS. 4A and 4C, step 410 includes filling 
trenches with polysilicon 407. The trenches 403a and 403b 
(FIG. 4B) are preferably filled with doped LPCVD polysili-
con 407 to form vertical electrodes. The lateral gap spacing 
is defined by the thickness of the deposited oxide 40S (from 30 
step 408), and thus can be scaled down to the tens of 
nanometer range. Preferably, the trenches 403a and 403b 
have a high-aspect ratio (e.g., a ratio greater than 1), since 
low-aspect ratio trenches (e.g., 100 microns wide and 20 
microns deep) can present obstacles to filling of trenches via 35 
the deposit of thin films (e.g., 4-5 microns) of polysilicon. 
However, the scope of the preferred embodiments is not 
limited to etching high-aspect ratio trenches. 
Step 412 includes providing polysilicon 413 to the pat-
terned pads to define the pads, and then metallizing the pads 40 
(step 414) with a metal material 41S. The polysilicon 413 
maintains an electrical connection, as well as serving as a 
mechanical "anchor." 
Referring to FIGS. 4A and 4D, step 416 includes releasing 
the resonator element (or resonating structure) 429. This step 45 
essentially includes two processes. The resonator element 
429 is released from the silicon substrate using a dry silicon 
etch in SF 6 plasma, for example, consisting of an anisotropic 
followed by an isotropic etch to undercut the structures. 
Finally, the sacrificial oxide is removed (step 418), for 50 
example, using a HF:H2 0 (1:1) solution. By removing the 
oxide, a small gap is created between the electrodes and the 
vibrating resonator. Thus, the gap is created using a self-
aligned process. 
In the above process, the trenches 403a and 403b (FIG. 55 
4B) define the boundary of the resonating structure 429 and 
the polysilicon electrodes. At the end of the process, all the 
polysilicon inside the trenches 403a and 403b are preferably 
removed, except for the electrode area. Methods for sepa-
rating the polysilicon in the electrode area from the areas 60 
that only define the boundary of the resonator include 
opening up regions to remove voids or otherwise remove 
material (e.g., via etching) not needed. 
FIGS. SA-SF are used to illustrate the SOI-based CRF 
method of the preferred embodiments. The SOI-based CRF 65 
methods can be used to fabricate the beam, block, or disk 
structures. The use of SOI as a substrate results in a scalable 
CRF method of FIG. 4, the trenches are preferably high-
aspect ratio trenches, although not limited to high-aspect 
ratio embodiments. The SCS resonating elements are 
defined by etching trenches S03a and S03b in the device 
layer SOS all or substantially all the way down to the buried 
oxide layer S07 of the SOI substrate, for example via 
reactive ion etching. 
Referring to FIGS. SA and SD, steps S12 and S14 include 
growing and removing a thin oxide. The thin oxide is 
generally performed at high temperature (e.g., 900 C). These 
steps enable the reduction of the roughless of the resonator 
sidewalls and the removal of the surface damage caused by 
plasma. For example, a thin thermal oxide (approximately 
1000-2000 A) is grown and subsequently removed in BHF 
(buffered hydro-flouric acid). Step S16 includes providing a 
sacrificial oxide. For example, a thin conformal layer of 
LPCVD high-temperature oxide is preferably deposited (ap-
proximately less than 100 nm). Step S18 includes removing 
the sacrificial oxide. For example, the sacrificial oxide can 
be removed from the surface by a short anisotropic plasma 
etching, so that the sacrificial oxide remains only on the 
resonator sidewalls. The lateral gap spacing is defined by the 
thickness of the deposited oxide layer, and thus can be scaled 
down to tens of nanometer range. 
Step S20 includes providing polysilicon S09 to the sur-
faces. For example, trenches are filled with doped LPCVD 
polysilicon S09 to form vertical electrodes. The polysilicon 
S09 fills the trenches primarily from the sidewalls until the 
gap between sidewalls is essentially closed. Step S22 
includes patterning the deposited polysilicon S09. For 
example, the deposited polysilicon (approximately 3 µm 
thick) is patterned on the surface to form the wirebonding 
pads for the drive and sense electrodes. 
Referring to FIGS. SA and SE, step S26 includes metal-
lizing the pads. For example, a thin layer of gold can be 
deposited on the pads. Step S28 includes etching release 
openings (not shown). For example, release openings can be 
etched anisotropically into the silicon all the way down to 
the oxide layer to facilitate the undercut of the structures in 
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HF. In other words, the oxide between the resonator body 
and the electrodes provides for freedom of movement. At the 
same time the polysilicon inside the trenches is patterned 
(step S30). 
The use of the SOI substrate eliminates, substantially or 
completely, the need for isotropic silicon etching to undercut 
the structures. In the silicon-only CRF methods of FIG. 4, 
since the sacrificial oxide layer was used to protect poly-
silicon electrodes during the undercut of the SCS structures, 
there can be a limit on the minimum thickness of the 10 
sacrificial layer (due to finite selectivity of silicon etchant to 
oxide). There is no such limitation in this fabrication pro-
cess. 
10 
FIG. 6B is a graph that illustrates a measure of tuning 
performance. In particular, axis 602 provides for polariza-
tion voltage in volts, and axis 604 provides for frequency in 
MHz. When tuning capacitive resonators, a changing polar-
ization voltage is applied to parallel plate actuators (e.g., 
sense and drive electrodes), resulting in a change in equiva-
lent electrical stiffness. As shown in FIG. 6B, the tuning 
slope can be as high as 1 OOOs of ppmN as the gap size is 
reduced. In other words, the tuning characteristics improve 
(e.g., increase) as the gap is reduced. 
To achieve higher operating frequencies, a few of the 
tested clamped-clamped beam resonators were actuated in 
their third flexural mode and the quality factors were mea-
sured. FIGS. 7-9 provide plots of the frequency response of Referring to FIGS. SB and SF, step S32 includes releasing 
the resonator structure S13. For example, the resonator S13 
is released from a handle silicon layer (e.g., layer below the 
oxide layer of the SOI substrate) and their electrodes by 
dipping the devices in an HF:H2 0 solution. 
The CRF methods of the preferred embodiments are an 
enabling technology that provides for a range of perfor-
mance characteristics for capacitive resonators. The descrip-
tion that follows will focus on performance characteristics 
for the silicon-only capacitive resonators, in particular 
capacitive beam resonators fabricated using the silicon-only 
CRF methods. 
15 resonators of the preferred embodiments. One testing 
method includes applying an alternating current (AC) input 
voltage to an input of the resonator. Then, the output voltage 
and input voltage is monitored, and the ratio of output 
voltage to input voltage is plotted (e.g., in units of dB in the 
20 vertical axis). After sweeping the frequency over a specified 
range of frequencies (e.g., the horizontal axis of the follow-
ing plots), the response of the resonator is manifested as a 
peak value at the resonant frequency of the tested resonator. 
The quality factor is measured as the ratio of the peak 
25 resonant frequency to the -3 dB bandwidth of the peak. The 
response of the resonators of the preferred embodiments 
include at least two modes: flexural and bulk modes. Flex-
ural modes are usually referred to as the bending modes of 
Prototypes of the fabricated SCS beam resonators were 
tested under vacuum in a two-port configuration using a 
network analyzer. A low-noise JFET source-follower with a 
gain stage was used to interface with the resonators. The 
sensing interface circuit was built on a printed circuit board 30 
(PCB) using surface mount components and the MEMS 
resonator chip was mounted on the board and wire-bonded. 
The PCB was placed in a custom vacuum system, which 
kept the pressure less than approximately 1 mTorr. 
Table 1 below provides a summary of the measured 35 
quality factor values for the capacitive beam resonators 
fabricated using the silicon-only CRF methods of the pre-
ferred embodiments. The resonators had fundamental fre-
quencies ranging from approximately 41.5 kHz to 530 kHz, 
with quality factors ranging from approximately 17,000 to 40 
67,000. 
TABLE 1 
w (µrn) L (µrn) F0-l" (kHz) Q (!''Mode) 
6.5 1100 41.5 67000 
7.5 1100 47.8 61900 
7.5 900 74.8 53600 
7.5 700 125.5 39400 
5.5 510 164.5 60400 
6.5 510 198.0 35000 
high-aspect ratio beam resonators. The bulk modes are those 
bending modes common to low-aspect ratio disk and block 
resonators. FIG. 7 shows the measured resonance peak for 
the third flexural mode for a clamped-clamped SCS capaci-
tive beam resonator at 1 MHz. Axis 702 provides for 
frequency in MHz, and axis 704 provides for the transmis-
sion gain (in dB), from which the quality factor is derived. 
A quality factor of 10,700 was measured at 1.03 MHz forthe 
third resonance mode of a 510 µm long, 5.5 µm wide SCS 
beam resonator (the 1st mode is at 165 kHz). The anti-
resonance peak 706 is due to the parasitic feedthrough 
capacitance. Table 2 below provides a summary of the Q 
measurement results for the 3rd mode of capacitive beam 
resonators with other dimensions. 
7.5 510 217.0 27000 
5.5 300 489.3 21500 
6.5 300 528.0 17000 
Thus, using the all-silicon CRF methods of the preferred 
embodiments, uniform capacitive gaps of0.7 µmare achiev-
able and have been demonstrated. Quality factors (Q) as 
55 
high as 67,000 for the 1st mode at 40 kHz, and 11,000 for the 
3rd mode at 1 MHz have been measured for clamped-
clamped SCS beam resonators. 
FIG. 6A is a graph that illustrates a plot of resonance 
frequency versus polarization voltage for a particular capaci-
tive beam embodiment. In other words, FIG. 6A shows the 
measured frequency tuning characteristics (curve 608) for a 
300 µm long, 6.5 µm wide resonator by changing the direct 
current (DC) polarization voltage (Vp ). Axis 602 provides 60 
for polarization voltage in volts. Axis 604 provides for 
frequency response in units of kHz. As noted, the resonance 
frequency changed from approximately 505 kHz to approxi-
mately 450 kHz by changing the polarization voltage by 
more than 40V (the calculated pull-in voltage was 56V), 65 
providing a large electrostatic tuning range (approximately 
10%). 
As indicated above, the CRF methods of the preferred 
embodiments can be used to create ultra-stiff SCS resonators 
that can be thin or thick, with sub-100 nm capacitive gaps. 
The following description will focus on performance char-
acteristics of capacitive beam resonators fabricated using the 
SOI-based CRF methods. 
A number of single crystal silicon clamped-clamped beam 
and side-supported disk resonators with different number of 
support beams, various dimensions and various thicknesses 
were fabricated and tested under vacuum in a two-port 
US 7,023,065 B2 
11 
configuration, similar to the test set-up described in asso-
ciation with the silicon-only test set-up. FIG. 8 shows the 
frequency response and quality factor for one disk embodi-
ment. Axis 802 provides for the frequency in MHz, and axis 
804 provides for the transmission gain (in dB). The particu-
lar disk embodiment represented by FIG. 8 was a 50 µmin 
diameter, 3 µm thick disk resonator, with four supports at its 
four resonance nodes (0.7 µm wide and 2.7 µm long), 
showing a Q of approximately 6,400 at its first flexural 
resonance mode with a frequency of 87.7 MHz. 10 
FIG. 9 illustrates the frequency response and quality 
factor for another disk embodiment. Axis 902 and 904 
provide for frequency (MHz) and transmission gain (dB), 
respectively. The disk embodiment represented in FIG. 9 
was a 30 µm in diameter, 3 µm thick disk resonator, 15 
supported by a 1.7 µm wide, 2.7 µm long support at only one 
resonance node. A quality factor of approximately 39,300 
has been measured in vacuum for the first flexural mode of 
this resonator at the frequency of approximately 148 MHz. 
To reduce the support loss of the side supported disks, the 20 
supports are placed at the resonance nodes ( 45 degrees away 
from the center of the electrodes). By comparing the mea-
sured Q values of the two disk resonators with different 
number of support beams, it is apparent that mechanical 
support is the major source of loss in this type of resonator. 25 
The support loss of the side supported disk resonators can be 
minimized by reducing the number of supports and opti-
mizing the dimensions of the supporting elements. Thus, the 
quality factor is limited by the support loss which is related 
to mechanical design. The CRF methods of the preferred 30 
embodiments can create very high Q resonators. 
Unlike lower frequency beam resonators, the Q of ultra-
stiff high frequency resonators (i.e. disks) is much less 
susceptible to the pressure of the surrounding environment. 
For example, the 30 µm disk resonator was also operated in 35 
atmospheric pressure and demonstrated a quality factor of 
8,200 (not shown). 
A number ofSCS clamped-clamped beam resonators with 
frequencies in the HF band were also fabricated using the 
SOI-based CRF methods of the preferred embodiments. 40 
Beam resonators were operated in their first and higher 
flexural modes in order to achieve higher resonance fre-
quencies without reducing the aspect-ratio and introducing 
excessive support loss. A quality factor of 1,800 was mea-
sured at the resonance frequency of 9.8 MHz for a 50 µm 45 
long, 3.5 µm wide clamped-clamped beam resonator. The 
same resonator was operated in its third resonance mode at 
45 MHz and showed a Q of 900. Another clamped-clamped 
beam resonator embodiment, having dimensions 50 µm 
long, 2 µm wide operating in its third flexural mode, showed 50 
a Q of 3,900 at the resonance frequency of 37 MHz. 
High frequency (HF and VHF) single crystal silicon 
capacitive microresonators with polysilicon electrodes and 
90 nm inter-electrode gap spacing have been implemented 
on SOI substrates using the SOI-based CRF methods. Much 55 
higher quality factors were achieved using ultra-stiff disk 
resonators in the VHF band comparing to the beam resona-
tors. 
It should be emphasized that the above-described embodi-
ments of the present invention, particularly, any "preferred" 60 
embodiments, are merely possible examples of implemen-
tations, merely set forth for a clear understanding of the 
principles of the invention. Many variations and modifica-
tions may be made to the above-described embodiment(s) of 
the invention without departing substantially from the spirit 65 
and principles of the invention. All such modifications and 
variations are intended to be included herein within the 
12 
scope of this disclosure and the present invention and 
protected by the following claims. 
What is claimed is: 
1. A method for fabricating micro-electro-mechanical 
system (MEMS) capacitive resonators, the method compris-
ing: 
forming trenches in a semiconductor-on-insulator sub-
strate; 
conformally coating sidewalls of the trenches with an 
oxide; 
filling the coated trenches with polysilicon, wherein elec-
trodes are derived from the polysilicon; 
forming release openings and removing the polysilicon 
and at least a portion of the semiconductor-on-silicon 
substrate; and 
removing the conformally coated oxide and an oxide of 
the semiconductor-on-insulator substrate, wherein a 
capacitive gap is formed, wherein a resonating element 
of one of the capacitive resonators is released. 
2. The method of claim 1, further including: 
growing and patterning an insulator oxide, wherein the 
insulator oxide provides isolation between the semi-
conductor-on-insulator substrate and wire-bonding 
pads; 
depositing and patterning nitride, wherein the nitride 
provides protection for the insulator oxide disposed on 
the pads; 
growing and removing a surface treatment oxide, wherein 
the surface treatment oxide enables the reduction of the 
roughness of sidewalls of the resonating element; 
depositing polysilicon to form the wirebonding pads for 
drive and sense electrodes; 
metallizing the pads; and 
wherein removing the polysilicon includes patterning the 
polysilicon inside the trenches. 
3. The method of claim 1, wherein the forming release 
openings comprises anisotropically etching to an oxide layer 
of the semiconductor-on-insulator substrate, such that the 
undercut of the resonating element is facilitated. 
4. The method of claim 1, wherein the filling includes one 
of filling the trenches with doped LPCVD polysilicon such 
that the electrodes are formed vertically and depositing and 
patterning doped LPCVD polysilicon. 
5. The method of claim 1, wherein the forming trenches 
includes one of deep reactive ion etching and regular reac-
tive ion etching to an oxide layer of the semiconductor-on-
insulator substrate. 
6. The method of claim 1, wherein the conformally 
coating includes depositing a LPCVD high-temperature 
oxide of approximately less than 100 nanometers. 
7. The method of claim 1, wherein the conformally 
coating is scalable to correspond to a desired thickness of a 
lateral gap spacing for the capacitive resonator. 
8. The method of claim 1, wherein the removing com-
prises an anisotropic plasma etching such that at least a 
portion of the oxide remains on sidewalls of the resonating 
element. 
9. The method of claim 1, wherein the releasing comprises 
exposing the semiconductor-on-insulator substrate to a solu-
tion comprising HF:H20 to release the resonating element 
from a handle layer and the electrodes. 
10. The method of claim 1, wherein the forming trenches 
includes etching high-aspect ratio trenches. 
11. The method of claim 1, wherein the removing includes 
forming a gap between the resonating element and the 
polysilicon in a self-aligned marmer. 
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12. The method of claim 1, wherein the removing is 
performed to form a plurality of capacitive gaps and release 
a plurality of resonating elements, each of the plurality of 
resonating elements electrically isolated from each other. 
13. The method of claim 1, further including conformally 
coating surfaces of the semiconductor-on-insulator substrate 
with the oxide associated with conformal coating. 
14. A method for fabricating micro-electro-mechanical 
system (MEMS) capacitive resonators, the method compris-
ing: 10 
forming trenches in a semiconductor-on-insulator sub-
strate; 
conformally coating the sidewalls of the trenches with an 
oxide; 
filling the coated trenches with polysilicon, wherein elec- 15 
trodes are derived from the polysilicon; 
forming release openings and removing the polysilicon 
and at least a portion of the semiconductor-on-silicon 
substrate without isotropic etching of the polysilicon or 
semiconductor portion of the semiconductor-on-silicon 20 
substrate; and 
removing the conformally coated oxide and an oxide of 
the semiconductor-on-insulator substrate, wherein a 
capacitive gap is formed, wherein a resonating element 
of one of the capacitive resonators is released. 25 
15. The method of claim 14, further including: 
growing and patterning an insulator oxide, wherein the 
insulator oxide provides isolation between the semi-
conductor-on-insulator substrate and wire-bonding 
pads; 30 
depositing and patterning nitride, wherein the nitride 
provides protection for the insulator oxide disposed on 
the pads; 
growing and removing a surface treatment oxide, wherein 
the surface treatment oxide enables the reduction of the 35 
roughness of sidewalls of the resonating element; 
depositing polysilicon to form the wirebonding pads for 
drive and sense electrodes; 
metallizing the pads; and 
wherein removing the polysilicon includes patterning the 40 
polysilicon inside the trenches. 
16. The method of claim 14, wherein the forming release 
openings comprises anisotropically etching to an oxide layer 
of the semiconductor-on-insulator substrate; such that the 
undercut of the resonating element is facilitated. 45 
17. The method of claim 14, wherein the filling includes 
one of filling the trenches with doped LPCVD polysilicon 
such that the electrodes are formed vertically and depositing 
and patterning doped LPCVD polysilicon. 
18. The method of claim 14, wherein the forming trenches 50 
includes one of deep reactive ion etching and regular reac-
tive ion etching to an oxide layer of the semiconductor-on-
insulator substrate. 
19. The method of claim 14, wherein the conformally 
coating includes depositing a LPCVD high-temperature 55 
oxide of approximately less than 100 nanometers. 
20. The method of claim 14, wherein the conformally 
coating is scalable to correspond to a desired thickness of a 
lateral gap spacing for the capacitive resonator. 
21. The method of claim 14, wherein the removing 60 
comprises an anisotropic plasma etching such that at least a 
portion of the oxide remains on sidewalls of the resonating 
element. 
22. The method of claim 14, wherein the releasing com-
prises exposing the semiconductor-on-insulator substrate to 65 
a solution comprising HF:H20 to release the resonating 
element from a handle layer and the electrodes. 
14 
23. The method of claim 14, wherein the forming trenches 
includes etching high-aspect ratio trenches. 
24. The method of claim 14, further including confor-
mally coating surfaces of the semiconductor-on-insulator 
substrate with the oxide associated with conformal coating. 
25. A method for fabricating micro-electro-mechanical 
system (MEMS) capacitive resonators having sharply 
defined boundaries, the method consisting of: 
growing or depositing an oxide layer on a semiconductor-
on-insulator substrate and patterning the oxide to the 
shape of the resonators; 
forming trenches in the semiconductor-on-insulator sub-
strate by using the oxide layer as a mask; 
conformally coating sidewalls of the trenches with an 
oxide; 
filling the coated trenches with polysilicon, wherein elec-
trodes are derived from the polysilicon; 
forming release openings and removing the polysilicon 
and at least a portion of the semiconductor-on-silicon 
substrate without isotropic etching of the polysilicon or 
semiconductor portion of the semiconductor-on-silicon 
substrate; and 
forming a resonating element having sharply defined 
boundaries of one of the capacitive resonators by 
removing the conformally coated oxide and an oxide of 
the semiconductor-on-insulator substrate, wherein a 
capacitive gap is formed, wherein the resonating ele-
ment is released. 
26. A method for fabricating micro-electro-mechanical 
system (MEMS) capacitive resonators having a height-to-
width ratio of less than one, the method comprising: 
forming trenches in a semiconductor-on-insulator sub-
strate; 
conformally coating sidewalls of the trenches with an 
oxide; 
filling the coated trenches with polysilicon, wherein elec-
trodes are derived from the polysilicon; 
forming release openings and removing the polysilicon 
and at least a portion of the semiconductor-on-silicon 
substrate without isotropic etching of the polysilicon or 
semiconductor portion of the semiconductor-on-silicon 
substrate; and 
forming a resonating element having a height-to-width 
ratio of less than one of the capacitive resonators by 
removing the conformally coated oxide and an oxide of 
the semiconductor-on-insulator substrate, wherein a 
capacitive gap is formed, wherein the resonating ele-
ment is released. 
27. The method of claim 26, further including: 
growing and patterning an insulator oxide, wherein the 
insulator oxide provides isolation between the semi-
conductor-on-insulator substrate and wire-bonding 
pads; 
depositing and patterning nitride, wherein the nitride 
provides protection for the insulator oxide disposed on 
the pads; 
growing and removing a surface treatment oxide, wherein 
the surface treatment oxide enables the reduction of the 
roughness of sidewalls of the resonating element; 
depositing polysilicon to form the wirebonding pads for 
drive and sense electrodes; 
metallizing the pads; and 
wherein removing the polysilicon includes patterning the 
polysilicon inside the trenches. 
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28. The method of claim 26, wherein the forming release 
openings comprises anisotropically etching to an oxide layer 
of the semiconductor-on-substrate, such that the undercut of 
the resonating element is facilitated. 
29. The method of claim 26, wherein the filling includes 
one of filling the trenches with doped LPCVD polysilicon 
such that the electrodes are formed vertically and depositing 
and patterning doped LPCVD polysilicon. 
30. The method of claim 26, wherein the forming trenches 
includes one of deep reactive ion etching and regular reac-
tive ion etching to an oxide layer of the semiconductor-on-
insulator substrate. 
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32. The method of claim 26, wherein the conformally 
coating is scalable to correspond to a desired thickness of a 
lateral gap spacing for the capacitive resonator. 
33. The method of claim 26, wherein the removing 
comprises an anisotropic plasma etching such that at least a 
portion of the oxide remains on sidewalls of the resonating 
element. 
34. The method of claim 26, wherein the releasing com-
prises exposing the semiconductor-on-insulator substrate to 
10 a solution comprising HF:H20 to release the resonating 
element from a handle layer and the electrodes. 
31. The method of claim 26, wherein the conformally 
coating includes depositing a LPCVD high-temperature 15 
oxide of approximately less than 100 nanometers. 
35. the method of claim 26, further comprising confor-
mally coating surfaces of the semiconductor-on-insulator 
substrate with the oxide associated with conformal coating. 
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